The EASE Graphical HDL Design Entry environment provides a fast and accurate way for design entry, modification and maintenance of VHDL, Verilog and mixed-language designs for FPGAs and ASICs.