A single-lane, dual-channel, 5-Gb/s serial link redriver with no clock data recovery (CDR) or phase-locked loop (PLL) has been developed by using a standard 0.13- μm CMOS technology. New features and ...