On-chip clock-rate multiplication is usually achieved using a phase-locked-loop (PLL) circuit. However, integration of such an analog-intensive and noise-sensitive circuit with a digital circuit ...