News

IEEE8h
A novel delay-locked loop based CMOS clock multiplier
On-chip clock-rate multiplication is usually achieved using a phase-locked-loop (PLL) circuit. However, integration of such an analog-intensive and noise-sensitive circuit with a digital circuit ...
IEEE11h
Aging Analysis and Degradation Prediction of PLL Circuits in 14-nm ...
This work investigates the reliability and aging predictions in a 14-nm FinFET-based analog circuit under high-temperature conditions. Aging simulations and accelerated aging tests were carried out on ...
Design-Reuse18d
True Circuits Announces New and Improved Low-jitter Digital Ultra+ PLL that Offers Exceptional Performance, Features and Ease of Use
Los Altos, California, June 23, 2025 -- True Circuits, Inc. (TCI), a leading provider of analog and mixed-signal intellectual property (IP) for the semiconductor, systems and electronics industries ...
Design-Reuse21d
True Circuits Introduces the Low-jitter Digital Ultra+ PLL at the ...
True Circuits, Inc. (TCI), a leading provider of analog and mixed-signal intellectual property (IP) for the semiconductor, systems and electronics industries. At the 62 nd Design Automation Conference ...