To improve the overall system efficiency, a 3-8bit reconfigurable hybrid ADC architecture with successive-approximation and single-slope stages is proposed, particularly emphasizing the ...