News
High-voltage narrow pulses with short rise time and falling time are preferential in capacitive loads such as dielectric barrier discharges (DBDs). Therefore, a compact all-solid-state pulse adder ...
In this paper, we designed a 16-bit BCD adder using power gating design, dual threshold voltage (DVT) and LECTOR technique. To achieve high density, low power and high performance device scaling has ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results