512 Mb Mobile SDRAM with on-chip error-correction code (ECC), which supports either single or double data rate and operates on a 1.8 V power supply, is developed. The ECC circuit is optimized with ...

Hardware design of image recognition system based on ARM and FPGA is introduced. System is compartmentalize into three modules, image collection and low-level processing module, which include the CMOS ...